

1 WHAT IS CLAIMED IS:

1 1. A method for forming on a silicon substrate a non-volatile memory cell  
2 in an array region and a transistor in a region peripheral to the array region, the method  
3 comprising:

4 forming a polysilicon gate stack in the array region, and a transistor  
5 polysilicon gate in the peripheral region;

6 forming one of LDD and DDD regions in one or both source and drain regions  
7 of the transistor;

8 forming a spacer along one or more side-walls of each of the cell gate stack  
9 and the transistor gate;

10 forming an oxide layer over the spacers, the cell gate stack, and the transistor  
11 gate;

12 forming a highly doped region in each of said one of the LDD and DDD  
13 regions, wherein a lateral distance between an outer edge of the highly doped diffusion region  
14 and an outer edge of a corresponding one of LDD and DDD regions is dependent at least on a  
15 thickness of the oxide layer;

16 defining a contact hole area over one or both drain and source regions of the  
17 memory cell using a masking layer, wherein the contact area abuts or overlaps the polysilicon  
18 stack; and

19 performing a contact etch to form a contact hole in the contact hole area,  
20 wherein the spacer is substantially resistant to the contact etch.

1 2. The method of claim 1 further comprising:

2 before the oxide layer forming act, forming a sacrificial layer over the spacers,  
3 the cell gate stack, and the transistor gate.

1 3. The method of claim 2 wherein the spacer and the sacrificial layer  
2 comprise nitride.

1 4. The method of claim 2 wherein the contact etch removes the oxide  
2 layer and part or all of the sacrificial layer.

1 5. The method of claim 1 wherein the one of LDD and DDD regions  
2 forming act is carried out after the spacer forming act but before the oxide layer forming act.

1                   6.       The method of claim 1 wherein the spacer is insulated from the side-  
2 walls of polysilicon layers in the gate stack.

1                   7.       The method of claim 1 further comprising:  
2 forming an HTO layer over the gate stack to insulate the gate stack from the  
3 spacer.

1                   8.       The method of claim 7 further comprising:  
2 forming the source and drain regions of the memory cell after the HTO layer  
3 forming act.

1                   9.       The method of claim 1 further comprising:  
2 prior to the highly doped region forming act, performing an oxide etch to  
3 remove at least portions of the oxide layer over the drain and source regions of the transistor.

1                   10.      The method of claim 1 further comprising:  
2 prior to the spacer forming act, forming a DDD region in the source or drain  
3 region of the cell; and  
4 after the spacer forming act, forming a highly doped region in the DDD  
5 region.

1                   11.      The method of claim 1 wherein the memory cell is one of a split-gate  
2 cell and an ETOX stacked-gate cell.

1                   12.      A device comprising a non-volatile memory cell transistor in an array  
2 region and a transistor in a region peripheral to the array region, the device comprising:  
3 a plurality of gate layers formed in the memory array, comprising a control  
4 gate and a floating gate of the memory cell transistor;  
5 a gate layer of the peripheral transistor;  
6 etch resistant spacers adjacent to the lateral edges of the gate layers in the  
7 memory cell transistor and the gate layer of the peripheral transistor;  
8 first drain and source regions of the peripheral transistor, wherein the first  
9 drain and source regions are formed subsequent to the formation of an oxide layer; and  
10 a conductive contact deposited in a contact hole formed adjacent to one of the  
11 etch resistant spacers in the memory cell transistor that contacts a drain or source region of

12 the memory cell transistor, wherein the oxide layer is etched away before the conductive  
13 contact is formed and the conductive contact abuts or overlaps the gate layers of the memory  
14 cell transistor.

1 13. The device of claim 12 wherein the etch resistant spacers are formed of  
2 nitride.

1 14. The device of claim 13 wherein a sacrificial nitride layer deposited on  
2 the nitride spacers is etched before the conductive contacts are formed.

1 15. The device of claim 12 wherein the gate layers in the memory array  
2 comprise first and second polysilicon layers.

1 16. The device of claim 12 wherein at least some of the peripheral  
2 transistors comprise low doped drain regions.

3 17. The device of claim 12 wherein at least some of the peripheral  
4 transistors comprise double doped drain regions.

5 18. A method for forming a non-volatile memory cell transistor in a  
6 memory array and a transistor in a region peripheral to the memory array, the method  
7 comprising:

8 forming a plurality of gate layers on a semiconductor region;

9 forming first spacers adjacent to the gate layers in the memory array and the  
10 transistor in the peripheral region;

11 forming an oxide film over the first spacers;

12 forming drain and source diffusion regions in the peripheral transistor;

13 masking and etching the oxide film to form a contact hole to a drain or source  
14 region of the memory array transistor, wherein the first spacers are substantially resistant to  
the contact hole etch; and

depositing a conductive layer on the memory cell transistor to form a contact  
to the drain or source region of the memory cell transistor, wherein the contact does not  
electrically connect to the gate layers of the memory cell transistor.

1 19. The method of claim 18 further comprising:

2                    depositing a high thermal oxide film over the gate layers before the deposition  
3 of the first etch resistant spacers.

1                    20.     The method of claim 18 further comprising:  
2                    etching the oxide film prior to forming said drain and source diffusion regions  
3 in the peripheral region transistors to remove a portion of the oxide film adjacent to the  
4 semiconductor region.

1                    21.     The method of claim 18 wherein the first spacers are formed by  
2 depositing and etching a nitride layer, wherein the nitride layer is substantially resistant to the  
3 contact hole etch.

1                    22.     The method of claim 18 further comprising:  
2 depositing a nitride layer over the first spacers, after forming the first spacers.

1                    23 .     The method of claim 22 wherein portions of the nitride film are  
2 removed during the contact hole etch.

1                    24.     The method of claim 18 wherein the first spacers have a width between  
2 100-700 angstroms.

1                    25.     The method of claim 18 further comprising:  
2 forming a low doped drain region in the peripheral transistor before forming  
3 the first spacers adjacent to the gate layers.

1                    26.     The method of claim 18 further comprising:  
2 forming a double doped drain region in the peripheral transistor before  
3 forming the first spacers adjacent to the gate layers.

1                    27.     The method of claim 18 wherein said drain and source diffusion  
2 regions in the peripheral transistor are formed by depositing a first concentration of dopants  
3 within second drain and source diffusion regions in the peripheral transistor that are doped  
4 with a second concentration of dopants lower than the first concentration of dopants.

1                    28.     A method for forming a device comprising a plurality of transistors in  
2 a flash memory array and a plurality of transistors in a peripheral region, the method  
3 comprising:

4 forming a plurality of gate layers on a semiconductor region;  
5 forming first spacers adjacent to the gate layers of the transistors in the flash  
6 memory array and the transistors in the peripheral region;  
7 depositing a second film over the first spacers;  
8 depositing an oxide film over the second film;  
9 forming drain and source diffusion regions in the peripheral region transistors;  
10 and  
11 masking and etching the oxide film to form contact holes to drain or source  
12 regions of the memory array transistors,  
13 wherein the first spacers and the second film are substantially resistant to the  
14 contact hole etch, and the first spacers insulate lateral walls of the gate layers in the memory  
15 array transistors subsequent to the contact hole etch.

1 29. The method of claim 28 further comprising:  
2 depositing a high thermal oxide film over the gate layers before the formation  
3 of the first spacers.

1 30. The method of claim 28 further comprising:  
2 etching the oxide film prior to forming said drain and source diffusion regions  
3 in the peripheral region transistors to remove a portion of the oxide film adjacent to the  
4 semiconductor region.

1 31. The method of claim 28 wherein the first spacers are formed by  
2 depositing and etching a nitride layer, wherein the nitride layer is substantially resistant to the  
3 contact hole etch.

1 32. The method of claim 28 wherein the second film is formed by  
2 depositing a nitride layer.

1 33. The method of claim 32 wherein portions of the second are removed  
2 during the contact hole etch.

1 34. The method of claim 28 wherein the first spacers are between 100-700  
2 angstroms wide.

1                   35.     A method for forming a non-volatile memory cell transistor in a  
2 memory array and a transistor in a region peripheral to the memory array, the method  
3 comprising:  
4                   forming a plurality of gate layers on a semiconductor region;  
5                   forming first spacers adjacent to the gate layers of the memory cell transistor  
6 and the transistor in the peripheral region;  
7                   depositing a second film over the first spacers;  
8                   depositing a first oxide film over the second film;  
9                   forming first drain and source diffusion regions in the peripheral region  
10 transistor;  
11                   depositing a second oxide film over the first oxide film;  
12                   forming second drain and source diffusion regions the peripheral region  
13 transistor; and  
14                   masking and etching the first and second oxide films to form contact holes to  
15 drain or source regions of the peripheral and memory array transistors,  
16                   wherein the first spacers and the second film are substantially resistant to the  
17 contact hole etch, and the first spacers insulate lateral walls of the gate layers in the memory  
18 array transistors and the peripheral region transistors subsequent to the contact hole etch.